开云体育

Terry, The glitch is downstream of your part of the circuit.? It's not in or coming from your voltage monitor or FET switches. Andy

I think you're looking at an anomaly from the simulator John. (maybe one "slice" analysis getting ahead of another?)? I reconstructed just the FET switches (no voltage monitor) and get spikes like

Sorry, I completely missed (did not see) that reply.? It was hidden under the first one. Andy

There was a book some years back by an expert in signal integrity, with the title " High Speed Digital Design: A Handbook of Black Magic ".? That title says a lot.? His later book was " High Speed

I think that is a spike seen in simulation.? Not in hardware.? I don't think he built it yet.? But I may be wrong. As you know, sometimes simulations go beyond what's reasonable and show effects

Try a little capacitance.? Added in the right place, it can greatly reduce spikes. What is "the M12 signal"? Your schematic has embedded links to files on your computer (.lib

Hello , ?its CB capacitance of Q1 which passes the spike from the nagtive -12V pulse. When I put a resistor between base and collector the pulse Vg2 gets moved exactly to the spike place(so no more

Hello ,The following circuit is a full sequencer. However the signal in Vg2 has a certain spike which caused by the M12 signal doing some kind of cross talk using some capacitor probably. Is there a

John, Don't know why I got so tunnel visioned on this. You can replace the FETs with any generic model (say nmos, pmos) if you want. I just used the DMGx to see it the spice models worked! So, if

I copied the file from the wrong folder John. The file I copied was an older file where the P channel FET is wired incorrectly. I changed the schematic so that 30 is the source (connected to V+), 20

Thank you, I am well aware of the dangers of UVC, but thanks for the warning. Dave

Hello Terry,As you can see in thelink of the photo Pmos drain is not creating a +12V pulse on the output. The NMOS drain creates -12V very well What could cause such a behavior in the PMOS drain?

Thanks - it turns out it's cheaper to buy a torch. Dave

The group owner can certainly change the setting requiring that files be uploaded, rather than attached to emails, but there are serious security issues with allowing random attachments. Any bad actor

That isn't groups.io, it's a setting chosen by whoever set up this group in the first place. Other ones I have flowing in here allow attachments, which can get a little bulky sometimes. I don't know

It's important to understand John, this is only a demonstration of a use of the NCV33361 voltage monitor chip, and the DMG6602 FET pair. It is NOT a valid or certified circuit diagram for wiring.

This stuff? I use it to lubricant my bike! https://www.amazon.com/Tri-Flow-TF20006-Superior-Lubricant-12-Ounce/

Hello Terry, Where did you put the files. I looked at the link below, there is no LIB file of the NCV33361 compinent.and the circuits inside is very different from what you described in the photo.

I am only guessing here, but it seems likely that your UV-C "LED" is not just the LED but includes a driver circuit too.? Hence the higher voltage. Would it be possible to either (a) find another

Hi, I am looking to upgrade (?) a torch that uses a single 18650 battery from white light to a UVC LED. The UVC leds need 5-6V to work but my searching on Fleabay and AliExpress have only yeilded 10W