¿ªÔÆÌåÓý

Re: AD8476 model in ltspice
I guess you didn't check the ADI website on the AD8476 product page: AD8476 <https://www.analog.com/media/en/simulation-models/spice-models/ad8476.cir> -- Regards, Tony
By Tony Casey · #160687 ·
AD8476 model in ltspice
Hello,I want to build a single ended to differential converter described in the circuit bellow. There is no ltspice model for AD8476 in the program? library. Is there some alternastive source for the
By john23 · #160686 ·
Re: Flip Flop and NAND gate
Another thing you can try is Google Books ngram viewer.
By Spehro Pefhany · #160685 ·
Re: Using exported gate signals from PLECS
Thank you very much. -- Best wishes John Woodgate RAYLEIGH Essex OOO-Own Opinions Only
By John Woodgate · #160684 ·
Re: Using exported gate signals from PLECS
I wouldn't be too sure about that. Unless, of course LTspice has a little "phone home" routine that reports usage, like Microsoft . In any event, those don't work for computers not connected. Many
By Tony Casey · #160683 ·
Re: Using exported gate signals from PLECS
In the documentation of the independent voltage source, where the PWL parameter is explained. " SCOPEDATA" in the search box will find it. Of course, I'm referring to the latest LTspice version, which
By Mathias Born · #160682 ·
Re: Flip Flop and NAND gate
Andy, Do you know where I can find an integrated circuit model that functions as a JK flip-flop, such as the CD4027? I¡¯ve searched through several suppliers and websites, but I couldn¡¯t find a
By Guilherme Souza · #160681 ·
Re: Using exported gate signals from PLECS
I read Pedro¡¯s comment, and figured he *probably* misunderstood ¡°Time must be monotonically increasing¡±, which I believe is the case, not Value. Dave Sent: Thursday, May 29, 2025 1:37 PM To:
By Bell, Dave · #160680 ·
Re: Using exported gate signals from PLECS
Can you please say where it is in the Help? I cannot find it, and 'Find keyword' doesn't work. -- This email has been checked for viruses by AVG antivirus software. www.avg.com
By John Woodgate · #160679 ·
Re: Flip Flop and NAND gate
If you're wanting to use use digital blocks for a real application, you should note that there are libraries in the LTspice group Files </g/LTspice/files> section for CD4000, 74HC,
By Tony Casey · #160678 ·
Re: Using exported gate signals from PLECS
I can't guess where you got that information from. What's the point in coming here and asking for help, then rejecting the help you're offered without even trying it? Do you think I didn't try it? --
By Tony Casey · #160677 ·
Re: Flip Flop and NAND gate
Hi Andy, After searching for something on Google, look upper-right and click the down arrow next to the tools word. All for now Sent: Thursday, May 29, 2025 at 4:27 PM From: "Andy I via groups.io"
By eewiz · #160676 ·
Re: Using exported gate signals from PLECS
SCOPEDATA=... was introduced precisely for what the OP is trying to do. It provides the legacy behavior. PWL=... will only work for data with montonically increasing x-values. All documented in great
By Mathias Born · #160675 ·
Re: Using exported gate signals from PLECS
Pedro wrote: I'm afraid that is incorrect. PWL, either with or without "PWL file=", is *not* only for monotonically increasing sources.? Were you taught that?? ?That would be incorrect.? It is for
By Andy I · #160674 ·
Re: Flip Flop and NAND gate
eewiz wrote: Even Wikipedia ( https://en.wikipedia.org/wiki/Flip-flop_(electronics) ) agrees with "SR latch". Wikipedia is not the authority.? But I would judge it more dependable than Google
By Andy I · #160673 ·
Re: Flip Flop and NAND gate
Well, it would be IEC rather than ISO. From the IEC Electropedia (free public access), there is: Flip-flop: IEC 60050-702-09-27 monostable trigger circuit The search would have found things like 'S-R
By John Woodgate · #160672 ·
Re: Flip Flop and NAND gate
I somewhat disagree with what you wrote. A Google search just gives you search results.? It does not tell you that "'RS latch' is?the?generally accepted term for a set-reset latch."? You can draw
By Andy I · #160671 ·
Re: Flip Flop and NAND gate
This should not influence you....? But I never understood the purpose of JK flip-flops.? Logically speaking, they are just a little weird.? Maybe there is a place for them but I never understood
By Andy I · #160670 ·
Re: Using exported gate signals from PLECS
It has been corrected already.
By Andy I · #160669 ·
Re: Using exported gate signals from PLECS
The "PWL file" is only for monotonically increasing sources. Since mine is another simulation's export that does not happen. That's why I am using this SCOPEDATA definition. Thanks for the feedback.
By p.dalmeida14@... · #160668 ·