Modeling a CPE in LTPSICE
2
This has been asked before and I am just looking for the schematic: Files > Temp > Constant_phase_element1.asc Here¡¯s the old request and answer, Helmut did a great job but I can¡¯t find the schematic. --- In LTspice@..., "Helmut Sennewald" <helmutsennewald@...> wrote: --- In LTspice@..., "ks_bilder" <transients@> wrote: Hello, just started using LTspice and I don't know how to do the following: In electrochemistry it is common practice to use a so called constant phase element (CPE) in impedance analysis of electrodes. The CPE is defined as follows: Z = 1/( C * (j*w)^alpha ) where Z is the impedance, C equivalent capacitance, j imaginary unit, w=2*pi*freq and 0 < alpha <= 1. For alpha=1 the CPE is identical to an ideal capacitor. What is the best way to define such an element in LTspice? I would like to use the element in AC as well as in time dependent modeling. any help is appreciated! Klaus Hello Klaus, Do you have some literature how other people have simulated it? I think only a Laplace function can do the job. There is absolutely no problem with any Laplace function in the frequency domain simulation in (LT-)SPICE (.AC simulation). The transient simulation (.TRAN) can make a lot of trouble with these functions. The most important rule for transient simulation is at least with LTspice that the value of a Laplace function should fall to zero for high frequencies. This means function with 1/s, 1/s**2 are good functions. Now to some examples. The value of the parameter alpha can be defined with a "param"- statement. The character for exponent is ** and not ^ in LTspice. .param alpha=1 CPE with G-source: OK in .AC but bad in .TRAN Laplace=1e-6*s**{alpha} CPE with E-source: OK in .AC, useful in .TRAN The E-source circuit requires an additional current meter. It's also necessary to add a small real value of 1u(1e-6) to get useful results. LAPLACE {I(V2)} = {1/(s**{alpha}*1e-6+1u)} I have uploaded a test circuit to the Files section. Files > Temp > Constant_phase_element1.asc Best regards, Helmut
|
Does anyone have the model file for FinFET that will be compatible with LTspice ?
5
I Am trying for 20nm FinFET design and i have 45 and 180nm done but i cannot find any file for 20nm with 54 or any other level for ltspice. if anyone have this file please provide it to me also there's something called BSIM model file if you have this then it's also fine but I don't know how we use this file in LTspice. Please, Reply ASAP
|
Have anyone built black hole model already ?
21
Hi, : I am curious about the black hole, so though it's almost impossible, but ...maybe someone who might have studied that before...that's did anyone study hard about the black hole very well and have built black hole model already ? Recently, I heard that, there is theoretically sayings which states "in the black hole, the time-space is exchanged, which says in the black hole, the moving-direction is only one way direction, and the time for the one inside the black hole is very slow (from viewpoint of the outside one from black hole), it seems meaning, in the black hole, space is only one way direction while the time could be varying forward ,backward, rightward, leftward, etc.(time-space exchanged)" , so that this saying caused me the question , is that possible that we are all living in a bigggggg BLACK HOLE, which includes the whole universe, and in this bigggggg BLACK HOLE, the time is one way direction, the space is traveling-abled, as we experienced so far, but if this theory states is correct, would that means outside this bigggggg BLACK HOLE, OUT THERE, time is traveling-abled, and space is .....one way direction- LINED UP ? I don't quite know what's that, so that's why I'm here and the request, I hope to know more about the black hole , have anyone already built one ? Thank you very much Best regards.
|
creating gm/Id vs Id/W plot in ltspice
18
Hello ,I have created a two plots of Id vs Vgs and d(Id)/d(Vgs) [also known as gm] vs Vgs as shown in the attached link. how can I create gm vs Id plot which unites the two? Thanks. /g/LTspice/files/Temp/2.zip
|
Can't get to "Files" or "Photos" (was: LDMOS SPICE MODELS)
26
I haven¡¯t found the ability from the /g/LTspice page to download the files from /g/LTspice/files/Temp. Is this because of firefox or firewalls?
|
Mini Circuits PMA3-73-1W+ Spice Model
2
Is there a non-linear model for Mini Circuits PMA3-73-1W+ PA that someone can share with me?
|
PD55003 LDMOS model
2
In another topic, Matthew D'Entremont said he was looking for a PD55003 LDMOS model. I searched the group's archives but do not find any files with "PD55003" in the filename or description or (cleartext) contents. If it is in a .zip file, it would not find it unless the name or description includes that text. Andy
|
Mini Circuits PHA-13HLN Spice Model
6
Is there a non-linear model for Mini Circuits PHA-13HLN driver PA that someone can share with me?
|
when is a capacitor not (quite) a capacitor
7
Hi all - anyone seen or been bitten by this? I'm working on a middling-sized circuit, nothing fancy, all passives and library ADI opamps, inamps and diff drivers. Implementing a little gain and (as you'd expect from me) some filtering functions, including some series LC traps close to the inputs. It's one of those circuits that's on the edge of not finding a DC op point (24.0.12 on this work machine, 24.1.x deffo not ready for salaried work IMHO). Series traps are from signal nodes to ground. So there's a capacitor on the branch between that node and ground. So in principle it cannot participate in any DC op point calculations. But... I get to the point where, slowly dropping down the inductor's series resistor (most tests with internal but external seemed similar), I would cross a threshold where it couldn't find an op point. Quite abruptly; for instance, Rs >=65 gave an op point, Rs <=64 and lower did not. (alternate solver; didn't test normal). So, clearly, the NAM must have some DC path across that cap. Tried changing the Gmin setting from default 1E-12 to 1E-14. Success! Now all realistic configurations give me an operating point. This is something that could be fixed (hi @mstokowski and @mborn) - by making sure that Gmin==0 across any capacitor that's not otherwise set up to be different, _just_ during the op point search. Of course the DC solver needs to be robust to hanging branches so there might need to be some topology trim/prep, solving a slightly different matrix (the caps in series case will probably be irritating). So not trivial, just simple... I have a sneaking feeling that some of my older op point troubles could have been fixed up this way. Another way of doing this would be to have a flag for a capacitor to explicitly set Re (shunt admittance) to zero - but that's much more work for the user. Better for the code to do it inherently (perhaps with a setting choice box). Of course 24.1.5+ might already have fixed this, I can't try that until at least this evening. Hope this is interesting and relevant -- K PS (1) how do you stop the .log file from popping up at the end of each sim now, annoying and (2) where did the little display of the key for which .step plotted to which color trace go?
|
How to simulate the gate charge characteristic given in the datasheet of a mosfet?
31
Hello, I am interested to verify/replicate through simulation using LTspice the plot: 15 Typ. gate charge -> VGS = f(Qgate);I D = 25 A pulsed, parameter: VDD for this N-channel MOSFET from Infineon: IAUC50N08S5L096 I took the model from Infineon site: SimulationModels Do you know if exists any ltspice simulation file example for this thing on how to do correctly? I tried a simulation, but I do not know if the simulation set-up is pretty good/correct. Please see: /g/LTspice/files/Temp/Gate_Charge_Characteristic_Mosfet.zip And to have Qgate for time axis I need to plot time*Ix(M1:D), where Ix(M1:D) is the current through drain of the mosfet, right? But then how to make in such a way to have the range for x axis of the VGS plot 0nC...24nC? Thank you.
|
AC Analysis - show Mag in dBuV versus Freuqncy
20
Hi LTspice Group, I have simulated a filter which is a cascaded of two LC low-pass filters. I get the Bode plot Magnitude in dB versus frequency and phase versus frequency. However, I need to display the magnitude in dBuV versus frequency. dB is just a value but dBuV is a value with reference 1uV. I tried few things but no one worked. Is there a way to show dBuV vs Frequency? Has anyone tried it before? LCLC filter is uploaded. Comments are appreciated! Ray
|
Creating a dirt-simple subcircuit component
25
I am trying to make a better Jumper: The Lib Jumper does NOT separate net names (in VXVII, at least) I¡¯m stupidly missing *something* in creating a new device ¡°Unknown subcircuit called in: xu1 a b¡± Suggestions? Thanks, Dave
|
plotting gm_over_Id vs IC for MOS transistor
5
Hi, I am trying to figure out a way to plot gm/Id for a transistor within LTspice. I am using as a starting point the schematic in the example MOSFET parameter sweep, MOS_gm_gmb_gds_ro.asc , within Examples\Examples\Educational\MOSFET parameter sweep\ . In short, I am stepping the W/L and biasing sources and running .OP and .AC LIST 1 analysis . The example computes gm, gmb, gds, using the small-signal values from the AC analysis. To plot gm/Id I would need to obtain the bias current of the NMOS transistor, either from the DC current through the voltage sources or through the device itself. Is there a way to refer to this current from the waveform viewer, maybe a trick I am missing ? The Spice Log file lists the device operating point for just one iteration, so I don't see how to extract the bias information for the steps, which is obviously being computed prior to the each AC analysis. In short, given a sequence of AC analysis, how can I obtain/extract the bias point information for the circuit/devices, and if possible refer/use it within the waveform view when plotting ? Helmut, can you help ? Mike, are you out there ? Fellow users, any ideas/work arounds ? Thanks in advance for any help!
|
Oscillator based on a multiple-feedback filter
3
Did someone upload such a circuit earlier this year? I saved, wherever it came from, but now I can't find it. -- Best wishes John Woodgate RAYLEIGH Essex OOO-Own Opinions Only www.woodjohn.uk If something is true: * as far as we know - it's science *for certain - it's mathematics *unquestionably - it's religion Virus-free.www.avg.com
|
Lateral PNP In Model of 741 Internal Architecture
6
Hi, I'm sure this has been asked before but in searching I couldn't find anything that addressed my issue, so apologies if this is a duplicate. As an exercise I'm modeling the 741 op-amp internal structure (from this reference) but I can't get the lateral PNP to behave as expected (Q13A/B). I get the expected 730uA through the reference current mirror, and the expected ~20uA through the Q20 mirror. But through Q13B I should be sourcing 0.75*Iref and I'm only getting ~12uA; similarly through Q13A i should be sourcing 0.25*Iref and I'm only getting 75pA. Model statements used for all parts are in the schematic. The only difference between Q13 and the standard PNP used is the saturation current Is changed from 10fA (standard) to 7.5fA (Q13B) and 2.5fA (Q13A). Apparently I'm missing something else about how this stage is supposed to function, seemingly with Q13. Any ideas to get this working?
|
mosfet parameter setting of imported spice model
8
Hello,I have imported the tsmc Pdk 180nm shown bellow in the ltspice model. however in the 1:01:06 moment of the video they somehow managed in the menu to get the channel width of the mosfet. Where I import the spice model as is and I cant change the W of the mosfet . How did they do it in Ltspice ? /g/LTspice/files/Temp/pmos_vds.asc 1:01:06 https://www.youtube.com/watch?v=GE6KhOM9fGo&t=3664s https://sanjayvidhyadharan.in/Downloads/tsmc_180_nm/tsmc018.lib
|
Overriding a library diode's internal parameter(s)
22
I was working with the recently linked AD PV Cell sim. It uses a MUR460 library diode, multiple in series, to simulate the cell/string¡¯s forward voltage. The default series resistance seems too high, per plotted I/V curve. The diode¡¯s parameter string includes ¡°rs=0.0384¡±, and I want to vary that to adjust the curve to the panel I want to simulate. The model adds a multiplier to the diode, ¡°N=15¡±, which I successfully changed to ¡°N={Ns}¡± so I could vary the number of cells. I tried adding an override of rs by ¡°N={N} Rs={Rser}¡±, but the second term throws an ¡°unrecognized¡± fault. Right-clicking the diode symbol doesn¡¯t offer any route to setting any terms. I imagine I could use a default ¡°D¡± diode and modify all of the params, but I don¡¯t see any way to copy the LONG string listed in ¡°Pick new diode¡±. Is there a better (i.e. working) way to override the internal params? Thanks, Dave
|
NCS2001
15
Trying to get this opamp model to work. I keep getting errors. I know it has to do with the "TABLE" lines, but not sure how to fix. Model was pulled from OnSemi's website. File is posted in the temp section as NCS2001_test.zip
|
How can I create a continuously (kind of) varying duty cycle in one simulation
7
Hi, I am trying to create a duty cycle that kind of continuously varying like in a 200ms simulation I want a duty cycle start from 0.01 to 0.99 (approximately 0.01 Duty increase per 2 ms). How can I do this I am really struggling with it . Thanks
|
Classic Menu vs Keyboard shortcuts
2
Hi All How can one restore the Classic Menu in LTSpice Version 24.1.6? Regards ik
|